Xilinx Ships First Virtex UltraScale FPGA and Expands Industry's Only 20nm High-End Family for 500G on a Single Chip

Virtex UltraScale Delivers Quality High-End Devices a Generation Ahead of its Competition

SAN JOSE, Calif., May 13, 2014 — (PRNewswire) —  Xilinx, Inc. (NASDAQ: XLNX) today announced the first customer shipment of the Virtex® UltraScale™ VU095 All Programmable FPGA, and the expansion of the industry's only 20nm high-end family to enable single chip implementation of 400G and 500G applications. The Virtex UltraScale VU095 device provides unprecedented levels of performance, system integration, and bandwidth for a wide range of applications, such as wired communication, test and measurement, aerospace and defense, and data center. Xilinx also added the VU190 FPGA to the Virtex UltraScale family, which combines nearly two million logic cells with over 130 Mb on-chip RAM, over a thousand parallel I/O pins, and up to 120 serial transceivers.

Logo - http://photos.prnewswire.com/prnh/20020822/XLNXLOGO

The Virtex UltraScale ASIC-class family provides the industry's only programmable path to
> 2X system level performance and integration with up to 50% power reduction, leveraging a combination of FPGA and production proven 3D IC technologies that provide customers an extra generation of value. The family is co-optimized with the Vivado® Design Suite and UltraFast™ design methodology for productivity, predictability and outstanding device utilization without performance degradation.  The family incorporates 32.75 Gb/s transceivers for chip-to-chip, chip-to-optics, and 28G backplanes, and features multiple integrated ASIC-class 100G Ethernet and 150G Interlaken cores. Xilinx® SmartCORE™ and LogiCORE™ solutions provide proven IP cores that address a broad spectrum of functional building blocks for UltraScale designs. UltraScale 20nm devices also offer a seamless footprint migration to future UltraScale 16 nm FinFET based devices.

"With the availability of the VU095 device, customers can start implementing their most demanding designs today," said Dave Myron, senior director of FPGA product management at Xilinx. "The addition of the Virtex UltraScale VU190 FPGA is a disruptive technology milestone that enables our customers to deliver highly integrated, ultra high performance systems a generation ahead of other alternatives."

Availability

Initial Virtex UltraScale device samples are shipping now. Vivado Design Suite supporting UltraScale devices is now available. Visit www.xilinx.com/virtex-ultrascale for more information.

About 20 nm UltraScale Family

Xilinx UltraScale devices deliver an ASIC-class advantage with the industry's only ASIC-class programmable architecture coupled with the ASIC-strength Vivado Design Suite and UltraFast design methodology. Based on TSMC's 20SoC process technology, UltraScale enables >2X realizable system performance and integration, and only consumes up to half the power relative to currently available solutions. These devices include next-generation interconnect, ASIC-like clocking, significant enhancements to the logic fabric, and 2nd generation, production proven 3D IC technology that eliminates system level bottlenecks and enables consistently high device utilization without performance degradation.

About Xilinx

Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

#1436

#AAB851

© Copyright 2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Xilinx
Silvia E. Gianelli
(408) 626-4328
Email Contact

SOURCE Xilinx, Inc.

Contact:
Xilinx, Inc.
Web: http://www.xilinx.com

Featured Video
Jobs
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise