Silicon Topology Joins TSMC Design Center Alliance (DCA)

Hsinchu, Taiwan, June 16, 2022 - Silicon Topology, a Taiwan-based leading ASIC/SoC physical layout design service provider, today announced that it has joined the Design Center Alliance (DCA) of TSMC’s Open Innovation Platform® (OIP). Silicon Topology specializes in analog, mixed-signal, memories, and RF circuit layout services and is experienced with TSMC’s industry-leading process technologies, including 7nm, 5nm, 4nm, and 3nm technologies, as well as TSMC’s specialty technologies.

 

Focusing on ASIC physical layout services for over 25 years, Silicon Topology has accumulated comprehensive experience in many different areas, from high-speed interface IPs such as SerDes, DDR PHY to RF Tx/Rx, high precision ADC, low power oscillator, power management IC, drivers IC, and various memory design applications. The company has 200 layout experts located in support service centers in Taiwan, San Jose, Tokyo, and Nanjing to serve global customers more effectively with local resources.

 

“Silicon Topology has joined our Design Center Alliance to address the growing demand for high-quality chip designs using TSMC’s industry-leading technologies,” said Suk Lee, Vice President of the Design Infrastructure Management Division at TSMC. “As a valuable ecosystem partner, Silicon Topology has helped our mutual customers with its extensive IC layout services and expertise that enabled them to launch their differentiated products quickly to the market.”

 

“Thanks to the long-term cooperation with TSMC, Silicon Topology has been continuously enhancing our layout capabilities and resources to support TSMC’s industry-leading technologies,” said Sean Lin, CEO of Silicon Topology. “We are proud to join TSMC’s Design Center Alliance to provide our mutual customers with professional, value-added layout services to speed up the time-to-market of their products.”

 

About Silicon Topology

Founded in 1995, Silicon Topology provides integrated circuit layout design services, specializing in the physical layout design of analog integrated circuits. Silicon Topology has over two hundred well-trained and experienced layout engineers. We, as a team, strive for high-quality customer-centric service by providing the most professional offerings while customizing client needs. For more information, please visit  https://stlayout.com

Featured Video
Jobs
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Business Technology Analyst for Surface Water Management at Everett, Washington
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Upcoming Events
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise