Verific Celebrates 20 Years of Exceptional Support with Tributes from Customers

ALAMEDA, Calif., March 10, 2020 (GLOBE NEWSWIRE) -- Verific Design Automation celebrated its 20th anniversary supplying the semiconductor industry with its solid SystemVerilog, VHDL, and UPF Parser Platforms through a blog post series featuring tributes from long-time customers.

Each commented positively about Verific’s product quality, exceptional support and a culture that nurtures relationships, something few companies in the semiconductor or EDA space can boast about as they reach their 20th anniversary.

A six-part blog series features interviews with customers, some of whom bring Verific’s products with them as they move between jobs, not once but multiple times. They can be found together or click on one of the names below to go directly to the piece. The series features:

  • Scott Aron Bloom, Principal Solutions Architect at Mentor, a Siemens Business (formerly Chief Technology Officer at Blue Pearl)
  • Andy Ladd, Director of Market Development at Arm (previously, CEO of Baum)
  • Andrew Dauman, Vice President of Engineering at Tortuga Logic
  • Rajiv Kumar, Vice President of Engineering at Real Intent
  • Vic Kulkarni, Vice President and Chief Strategist at ANSYS
  • Wolfgang Roesner, Fellow for Hardware Verification and Verification Tools at IBM
  • Serial entrepreneur George Janac

About Verific Design Automation
Verific Design Automation is celebrating 20 years as the leading provider of SystemVerilog, Verilog, VHDL and UPF Parser Platforms that enable project groups to develop advanced electronic design automation (EDA) products quickly and cost effective worldwide. Verific, with offices in Alameda, Calif., and Kolkata, India, has shipped more than 60,000 copies of its software used worldwide by the EDA and semiconductor industry. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555.

Engage with Verific at:
Email: info@verific.com
Website: www.verific.com
LinkedIn: https://www.linkedin.com/company/verific-design-automation-inc/
Facebook: https://www.facebook.com/Verific-Design-Automation-100448363329771/

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822
nanette@nvc.com

 

Primary Logo

Featured Video
Jobs
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Principal Engineer for Autodesk at San Francisco, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise