Cobham Gaisler Successfully Verifies Its First RISC-V Processor, NOEL-V, Using Aldec’s Riviera-PRO for HDL Simulation

HENDERSON, Nev. — (BUSINESS WIRE) — January 28, 2020 — Aldec, Inc., a pioneer in mixed-HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, today announced that Cobham Gaisler has successfully verified its first RISC-V line of processors, called NOEL-V™, using Riviera-PRO™ for mixed-HDL simulation.

NOEL-V is a synthesizable VHDL model of a 64-bit processor that implements the RISC-V architecture, with an advanced 7-stage dual-issue in-order pipeline and provides up to 4.69 CoreMark/MHz. “As a leading vendor of space-grade microprocessors, we needed to verify NOEL-V using a reliable and high-performance RTL simulator with advanced debugging and DRC checking capabilities,” said Jan Andersson, Director of Engineering at Cobham Gaisler. “We used Riviera-PRO for functional, gate-level and timing simulation and we were very pleased with its rich VHDL support, compile and simulation speed.”

“Because of its open-source model, RISC-V is a game-changing technology for hardware that spans across various embedded applications including space and mission-critical,” said Louie De Luna, Director of Marketing at Aldec. “We’re excited to help and work with Cobham Gaisler, and we look forward to solving new verification challenges for the future generations of NOEL-V.”

About Cobham Gaisler

Cobham Gaisler provides IP cores and supporting development tools for embedded processors based on the SPARC and RISC-V architectures. Cobham Gaisler has a long experience in the management of ASIC development projects, and in the design of flight quality microelectronic devices. The company specializes in digital hardware design (ASIC/FPGA) for both commercial and aerospace applications. http://www.cobham.com/gaisler

About Aldec

Aldec, Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Media Contact:
Richard Warrilow
Declaration Limited
T: +44 (0)1522 789 000
richardw@aldec.com

Featured Video
Latest Blog Posts
Sanjay GangalGISCafe Guest
by Sanjay Gangal
GISCafe Industry Predictions for 2025 – NV5
Jobs
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
Upcoming Events
Consumer Electronics Show 2025 - CES 2025 at Las Vegas Convention Center Las Vegas NV - Jan 7 - 10, 2025
GeoBuiz Summit 2025 at Hyatt Regency Aurora-Denver Conference Center. Denver CO - Jan 13 - 15, 2025
Coastal GeoTools 2025 Conference at 301 North Water Street - Jan 27 - 30, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise