SureCore Unveils Low Power Design Service

New service covers the entire low-power design flow through tape out

August 27, 2019 -- sureCore Limited today announced that it has opened a new Low Power Design Service that offers its concept-to-tape-out low power mixed-signal design expertise to ASIC developers.

sureCore’s Design Service targets the pervasive system-centric Low power design challenge through a comprehensive suite of low-power mixed signal services, including design and layout capabilities, technology porting, as well as low voltage verification and characterization. These services span bulk nodes from 55nm to leading-edge advanced nodes

“One of the trends driving the re-birth of ASICs is that off-the-shelf devices do not deliver system-level differentiated functionality. We’re seeing this to be particularly true for low-power ASIC design, particularly those that involve mixed-signal functionality,”

said Paul Wells, sureCore CEO. “We’ve solved these challenges in the past and are now offering the same design capability that delivered market-leading, custom, low power SRAM solutions in advanced FinFET processes. Many of these successes targeted demanding networking and imaging application,” he explained

sureCore’s design capabilities cover a wide range of the most commonly used circuit blocks including ADCs, DACs, Amplifiers, Regulators, LDOs, Phase-Lock Loops, Crystal and RC Oscillators, Bandgaps, Comparators, Programmable Current Mirrors, POR and Brown-Out.

Process porting and custom layout services are offered across a wide expanse foundries and process nodes with silicon-proven experience including Bulk, FDSOI and FinFET nodes.

Featured Video
Jobs
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Equipment Engineer, Raxium for Google at Fremont, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise