Microsemi Collaborates with MathWorks to Deliver First Integrated FPGA-in-the-Loop Workflow for PolarFire and SmartFusion2 FPGA Development Boards

New Workflow Enables Customers to Automatically Generate Test Benches for HDL Verification

ALISO VIEJO, Calif., April 19, 2018 — (PRNewswire) —  Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today announced its collaboration with MathWorks®, a leading developer of mathematical computing software for engineers and scientists, to launch hardware support for field programmable gate array (FPGA)-in-the-loop (FIL) verification workflow with Microsemi FPGA development boards. The new integrated FIL workflow with HDL Coder™ and HDL Verifier™ from MathWorks enables customers to automatically generate test benches for hardware description language (HDL) verification, including VHSIC Hardware Description Language (VHDL) and Verilog, providing rapid prototyping and verification of designs.

The collaboration with MathWorks enables customers to integrate  MATLAB®, a programming environment for algorithm development, data analysis, visualization and numeric computation, and Simulink®, a graphical environment for simulation and Model-Based Design, with Microsemi's SmartFusion™2 system-on-chip (SoC) FPGA and PolarFire® FPGA development boards, which allows the stimulation of designs through FIL verification workflow using Microsemi's development boards. FIL verification workflow enables customers to analyze the results back in MATLAB and Simulink.

"With the ever-increasing complexity in algorithm designs, it has become imperative for designers to quickly design and validate their algorithms on real hardware," said Shakeel Peera, vice president FPGA marketing for Microsemi. "This integrated FPGA-in-the-loop workflow of Microsemi FPGA boards with MathWorks HDL Verifier will allow system engineers and algorithm developers to quickly prototype and implement their MATLAB and Simulink designs on Microsemi FPGA development boards through our Libero SoC Design Suite."

Microsemi's collaboration with MathWorks enables a unified workflow to verify designs comprehensively. It integrates Microsemi's Libero SoC Design Suite—a comprehensive, easy to learn, easy to adopt development toolset for designing with Microsemi's FPGAs and SoC FPGAs—with MATLAB and Simulink for design verification, and provides FIL verification with Microsemi FPGA boards. This allows customers to catch bugs early in the design cycle, helping reduce time to market and enabling early verification.

"MATLAB and Simulink are widely used by engineers to develop algorithms targeting FPGAs," said Paul Barnard, director of marketing for the Simulink product family at MathWorks. "Now that HDL Verifier supports FIL for Microsemi development kits, engineers can connect designs implemented on these FPGA boards directly to MATLAB and Simulink test benches, streamlining a crucial validation step in developing safety-critical avionics, space and other applications."

Delivering the industry's first FIL feature for Microsemi boards with MATLAB and Simulink, the collaboration provides HDL Verifier Support Package for Microsemi FPGA, a hardware support package for SmartFusion2 SoC FPGA and PolarFire FPGA development boards, and an integrated workflow from algorithms to implementation. Leveraging HDL Verifer, enabled by Microsemi's Accelerate Ecosystem, makes Microsemi's FPGAs ideal for a wide variety of applications within the aerospace and defense, security, industrial and medical markets, including motor control and imaging, digital signal processing, communication systems, machine vision and imaging systems, control systems, military communications, and payload and radio processing.

The usage of FPGA verification significantly reduces timelines and development costs and has experienced considerable adoption in defense, automotive and industrial markets, leading to a booming $68 million for FPGA verification since September 2017 (as of March 2018), growing at a compound annual growth rate (CAGR) of nearly 8 percent through 2025 according to IndustryARC. The market research firm also notes FPGA verification has an untapped potential market (total addressable market, or TAM) of $425 million with a tapped service addressable market (SAM) of $141 million.

About Microsemi's Accelerate Ecosystem
Microsemi's Accelerate Ecosystem facilitates collaboration between Microsemi and leading firms in the semiconductor integrated circuit (IC), IP, systems, software, tools and design spaces to integrate, test and deliver pre-validated designs and system-level solutions for end customers in Microsemi's key vertical markets—aerospace and defense, data center, communications and industrial. The Accelerate Ecosystem is designed to reduce time-to-market for end customers and time-to-revenue for Microsemi and ecosystem members via technology alignment, joint marketing and sales acceleration. Learn more at https://www.microsemi.com/product-directory/4194-partners.

Product Availability
Microsemi's SmartFusion2 and PolarFire FPGAs, and their complementary development boards, are available now, and MathWorks' HDL Coder and HDL Verifier are also available now. For more information, visit http://www.microsemi.com/products/fpga-soc/fpgas and https://www.mathworks.com/products/hdl-verifier.html, respectively, or contact sales.support@microsemi.com.

About Microsemi's FPGAs
Microsemi's new cost-optimized PolarFire FPGAs deliver the industry's lowest power at mid-range densities with exceptional security and reliability. The product family features 12.7 Gbps SerDes transceivers at up to 50 percent lower power than competing FPGAs. With densities spanning from 100K to 500K logic elements (LEs), the non-volatile PolarFire product family consumes 10 times less static power than competitive devices and features an even lower standby power referred to as Flash*Freeze. The company's IGLOO™2 FPGAs and SmartFusion2 SoC FPGAs deliver more resources in low density devices, with the lowest power, proven security and exceptional reliability. The devices offer 30-50 percent more power efficiency and are ideal for general purpose functions such as Gigabit Ethernet or dual PCI Express control planes, bridging functions, input/output (I/O) expansion and conversion, video/image processing, system management and secure connectivity. Microsemi's RTG4 FPGAs bring new capabilities to the market and combine a wealth of features with the highest quality and reliability to meet the increasing demands of modern satellite payloads. RTG4's reprogrammable flash technology offers complete immunity to radiation-induced configuration upsets in the harshest radiation environments, without the configuration scrubbing required with SRAM FPGA technology.

About Microsemi
Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi and the Microsemi logo are registered trademarks or service marks of Microsemi Corporation and/or its affiliates. Third-party trademarks and service marks mentioned herein are the property of their respective owners.

"Safe Harbor" Statement under the Private Securities Litigation Reform Act of 1995: Any statements set forth in this news release that are not entirely historical and factual in nature, including statements related to its collaboration with MathWorks, a leading developer of mathematical computing software for engineers and scientists, to launch hardware support for field programmable gate array (FPGA)-in-the-loop (FIL) workflow with Microsemi development boards, and its potential effects on future business, are forward-looking statements. These forward-looking statements are based on our current expectations and are inherently subject to risks and uncertainties that could cause actual results to differ materially from those expressed in the forward-looking statements. The potential risks and uncertainties include, but are not limited to, such factors as rapidly changing technology and product obsolescence, potential cost increases, variations in customer order preferences, weakness or competitive pricing environment of the marketplace, uncertain demand for and acceptance of the company's products, adverse circumstances in any of our end markets, results of in-process or planned development or marketing and promotional campaigns, difficulties foreseeing future demand, potential non-realization of expected orders or non-realization of backlog, product returns, product liability, and other potential unexpected business and economic conditions or adverse changes in current or expected industry conditions, difficulties and costs of protecting patents and other proprietary rights, inventory obsolescence and difficulties regarding customer qualification of products. In addition to these factors and any other factors mentioned elsewhere in this news release, the reader should refer as well to the factors, uncertainties or risks identified in the company's most recent Form 10-K and all subsequent Form 10-Q reports filed by Microsemi with the SEC. Additional risk factors may be identified from time to time in Microsemi's future filings. The forward-looking statements included in this release speak only as of the date hereof, and Microsemi does not undertake any obligation to update these forward-looking statements to reflect subsequent events or circumstances.

1 | 2  Next Page »
Featured Video
Jobs
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Principal Engineer for Autodesk at San Francisco, California
Mechanical Engineer 3 for Lam Research at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Upcoming Events
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise