Moortec announce their Embedded In-Chip Monitoring Subsystem on TSMC 7FF

August 24, 2017 - Moortec Semiconductor, specialists in embedded in-chip sensing, are pleased to announce the availability of their easy to integrate, embedded monitoring subsystem on TSMC’s 7nm FinFET (FF) process.

Within the subsystem the new 7nm Temperature Sensor is a high precision low power junction temperature sensor that has been developed to be embedded into ASIC designs. It can be used for a number of different applications including Dynamic Voltage and Frequency Scaling (DVFS), device lifetime enhancement, device characterisation and thermal profiling.  
 
In addition, the new 7nm Process Monitor provides the means for advanced node Integrated Circuit (IC) developers to detect the process variation of 7nm core digital MOS devices. The Process Monitor can be used to enable continuous DVFS optimisation systems, monitor manufacturing variability across chip, gate delay measurements, critical path analysis, critical voltage analysis and also monitor silicon ‘ageing’.
 
The subsystem also includes the sophisticated Process, Voltage and Temperature (PVT) Controller with AMBA APB interfacing, which supports multiple monitor instances, statistics gathering, a production test access port as well as other compelling features.
 
Moortec’s PVT monitoring IP is designed to optimise performance in today’s cutting-edge technologies, solving the problems that come about through scaling of devices. Applications include Datacentre & Enterprise, Automotive, Mobile, IoT, Consumer and Telecommunications.
 
In-chip monitoring has become a vital factor in the design and performance optimisation of small-geometry designs. Since 2010 Moortec have brought to market a highly featured embedded PVT sensing fabric for use in-chip within advanced node CMOS technologies from 40nm down to 7nm.
 
Alongside the IP offering, Moortec provide expertise on macro placement, production result analysis and support and guidance on how to implement DVFS/AVS optimisation schemes and reliability schemes. As a big growth area for advanced technology design, Moortec are able to help our customers understand more about architecting and implementing such schemes. Being the only PVT dedicated IP vendor, Moortec are considered a centre-point for such expertise.
 
“A key aspect to addressing giga-scale issues today is that optimisation can be applied to each and every device, either during production or when devices are 'in-the-field'. Moortec believes that the strategies adopted by IC designers moving forward will be heavily influenced by the analysis of data harvested from in-chip monitors during the life time of every device,” said Stephen Crosher, CEO of Moortec.
 
“The industry is required to face challenges posed by Moore’s Law. Our technology gives confidence to the IC design community and the tools needed to view conditions in-chip, not just generally but per device and within regions of a device to optimise for power, speed or reliability, dependant on the customer application. Moortec plan to be at the forefront of this emerging and exciting sector of the semiconductor industry which is evolving at a rapid pace."
 
About Moortec

Established in 2005, Moortec provide in-chip monitors and sensors, such as embedded Process Monitors (P), Voltage Monitors (V) and Temperature Sensors (T). Moortec’s PVT monitoring IP products enhance the performance and reliability of today’s Integrated Circuit (silicon chip) designs. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products and innovations.

For more information please visit  www.moortec.com



Contact:

Ramsay Allen
+44 1752 875133
Email Contact

Featured Video
Jobs
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Equipment Engineer, Raxium for Google at Fremont, California
Principal Engineer for Autodesk at San Francisco, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise