Spectral announces "Enablement Package" for Silicon proven Reference SRAM designs on advanced process nodes

SOMERVILLE, NJ--(Marketwired - June 16, 2017) - Spectral Design & Test Inc. (SDT) today announced a complete reference flow on advanced process nodes that enables customers to quickly create industrial strength SRAM Memory Compilers. A combination of Spectral's proprietary Memory Development Platform (MDP) with a state of the art high-density low power architecture, customers can quickly create behavioral models, testbenches, schematics, layouts, timing, power & test views. Significant amount of time is spent in developing and maintaining software & hardware infrastructure necessary to create Memory Compilers. A reference design proven in silicon encapsulated in MDP gives designers a jump-start to create Memory Compilers without writing complex array tiling, analysis and characterization software. Spectral's reference designs can be seamlessly targeted on bulk-CMOS, FinFet & FDSOI processes. Spectral's MDP software is enabling customers to develop differentiated memory design and Memory Compiler creation at advanced technology nodes. Spectral software tools like MemoryCanvas™, MemoryTime™, MemComp™ have hooks to standard EDA tools ensuring that the customer's existing infrastructure is fully leveraged.

"Extreme requirements for high capacity low power SRAMs coupled with complicated design rules in the advanced nodes has significantly extended the cycle time, it is imminent that productivity gains are required for time-to-market and contain labor costs," said Deepak Mehta President & CEO of SDT. "We offer SOC library developers the best in class tools to create Memory Compilers that can be used to create design blocks internally and can be distributed license free to their end customers." Additionally, Spectral software comes with features that facilitate library developers to encrypt, license IP and distribute the Memory Compilers encapsulated in a very easy to use GUI. Spectral will demonstrate the development and delivery of Memory Compilers at the Design Automation Conference (DAC) 2017 by showcasing their products on the 16 & 40nm process nodes.

Affiliations

Spectral tools are developed & fully verified on an OpenAccess database (Si2 organization). SDT is a member of Cadence, Mentor Graphics & Synopsys partnership and eco systems.



William Palumbo 
908-393-2500


Featured Video
Jobs
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Equipment Engineer, Raxium for Google at Fremont, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise