Cadence Unveils Next-Generation Virtuoso Platform Featuring Advanced Analog Verification Technologies and 10X Performance Improvements Across Platform

Highlights:

SAN JOSE, Calif., April 5, 2016 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the delivery of the next-generation Virtuoso® platform which offers designers an average of 10X performance and capacity improvement across the platform. The platform includes new technologies within the Cadence® Virtuoso Analog Design Environment (ADE) and enhancements to the Cadence Virtuoso Layout Suite to address requirements for automotive safety, medical device and Internet of Things (IoT) applications.

Cadence Virtuoso Analog Design Environment (ADE): Reimagining analog design with an emphasis on usability, performance and innovation

For more information on the Virtuoso ADE product suite, please visit www.cadence.com/news/virtuosoade, and for more information on the Virtuoso Layout Suite, go to www.cadence.com/news/virtuosols.

Next-Generation Virtuoso ADE Product Suite

The next-generation Cadence Virtuoso ADE product suite addresses the challenges that come with the emergence of new industry standards, advanced-node designs and the requirements for system design, enabling engineers to fully explore, analyze and verify designs to ensure that design intent is maintained throughout the design cycle. Enhanced data handling provides up to 20X improvement in loading waveform databases in excess of 1GB and a 50X improvement in versioning and loading set-up files into the environment. The suite's key technologies include:

  • Virtuoso ADE Explorer: Enables fast and accurate real-time tuning of design specs, provides pass/fail datasheets and delivers a complete corners and Monte Carlo statistical environment for detecting and fixing variation problems
  • Virtuoso ADE Assembler: Enables engineers to analyze their designs under various process-voltage-temperature (PVT) combinations; also offers GUI-based verification plans so designers can easily create conditional and dependent simulations
  • Virtuoso ADE Verifier: Provides a substantial technological advancement in analog verification, offering an integrated dashboard that lets engineers easily verify that all of the blocks are contributing to the overall design specifications

"The new Virtuoso ADE Verifier technology and the Virtuoso ADE Assembler technology run plan capability make our design teams more productive," said Yanqiu Diao, deputy general manager, Turing Processor business unit at HiSilicon Technologies Co., Ltd. "Through our early use of the new Cadence Virtuoso ADE product suite, we've found that we can improve analog IP verification productivity by approximately 30 percent and reduce verification issues by one-half. Our smartphone and network chip projects should benefit from these latest capabilities."

Virtuoso Layout Suite Enhancements

The enhanced Virtuoso Layout Suite addresses the most complex layout challenges by offering accelerated performance and productivity for custom analog, digital and mixed-signal designs at the device, cell, block and chip levels. The suite's latest updates provide the following enhancements:

  • Graphics rendering performance: Provides from 10X to 100X accelerated zoom, pan, drag and draw performance on large layouts
  • Module Generator (ModGen): Interactive pattern manipulation flow that makes real-time customization of ModGens very visual and simple; also now supports synchronous clones, which are layout elements with identical physical propertieslike width and length of transistorsthat the layout designer can layout once and reuse
  • New structured device-level routing: Structured device-level routing capabilities can enhance routing productivity by as much as 50 percent

"Customers have continually placed their trust in the Cadence Virtuoso platform for more than 25 years, taping out thousands of designs each year," said Tom Beckley, senior vice president and general manager, Custom IC & PCB Group at Cadence. "The need to do custom design has never been greater, and increasing complexity is driving the need to further simplify the design process so our customers can meet design schedules. Cadence remains at the forefront of custom design innovation with the delivery of our next-generation Virtuoso platform, which enables fast, accurate custom design."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Cadence Logo.

Photo - http://photos.prnewswire.com/prnh/20160405/351463
Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

 

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/cadence-unveils-next-generation-virtuoso-platform-featuring-advanced-analog-verification-technologies-and-10x-performance-improvements-across-platform-300246186.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com

Featured Video
Jobs
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Principal Engineer for Autodesk at San Francisco, California
Mechanical Engineer 3 for Lam Research at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Upcoming Events
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise