Media Alert: Cadence to Showcase System Design and Verification Solutions at DVCon 2016

Demos to highlight System Development Suite technologies including Palladium Z1, JasperGold, Stratus, Indago, Perspec, Protium and Verification IP

SAN JOSE, Calif., Feb. 18, 2016 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it plans to showcase the Cadence® System Development Suite and its most recent innovations during this year's DVCon in booth #505. The conference will be from February 29 to March 3, 2016, in Santa Clara, Calif.

Cadence Logo.

To register for the conference, visit https://dvcon.org/rates.

WHAT:
The booth demonstrations will highlight the following Cadence system design and verification technologies:

  • Hardware/software development featuring Palladium® Z1 and Protium™ platforms
  • SoC and subsystem verification featuring Incisive® platform and JasperGold® Apps
  • IP creation and verification featuring Stratus™ High-Level Synthesis and Verification IP
  • Debug, safety and analysis featuring Indago™ Debug Platform, Incisive® Functional Safety Simulator, and analog/mixed-signal and low-power technologies

Cadence is also scheduled to deliver several speaking sessions to discuss new technology developments and how they can help solve today's system design and verification challenges. The scheduled Cadence speaking sessions are:

  • Tutorial: Cut Your Design Time in Half with Higher Abstraction, 2 p.m. to 5 p.m. on Monday, February 29
  • Regular Session: Modeling Analog Systems Using Full Digital Simulations, a State Space Approach, 9 a.m. to 10:30 a.m. on Tuesday, March 1
  • Poster Session: A Holistic Approach to Low-Power Mixed-Signal Design Verification Using Power Intent, 10:30 a.m. to noon on Tuesday, March 1
  • Poster Session: DVS Interface Elements – A Novel Approach in Multi-Power Domain, Mixed-Signal Design Verification, 10:30 a.m. to noon on Tuesday, March 1
  • Poster Session: A Complete SystemC Process Instrumentation API and its Application to Simulation Performance Analysis, 10:30 a.m. to noon on Tuesday, March 1
  • Panel: Redefining ESL, 8:30 a.m. to 9:30 a.m. on Wednesday, March 2
  • Lunch Panel: Software-Driven Verification with Portable Stimulus: The Next Productivity Leap Enabling the Continuum of Verification Engines, noon to 1:15 p.m. on Wednesday, March 2
  • Tutorial: Methodology for Addressing Mixed-Signal SoC Verification Challenges, 8:30 a.m. to noon on Thursday, March 3
  • Tutorial: Using Portable Stimulus for SoC Verification as Applied on Mobile, Networking, and Server Designs, 8:30 a.m. to noon on Thursday, March 3
  • Tutorial: It All Starts with Quality Design, 2 p.m. to 5:30 p.m. on Thursday, March 3

WHEN:
February 29 to March 3, 2016

WHERE:
Booth #505 at DVCon 2016
Doubletree Hotel
2050 Gateway Pl, San Jose, CA  95110

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Incisive, JasperGold and Palladium are registered trademarks, and Indago, Perspec, Protium and Stratus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-system-design-and-verification-solutions-at-dvcon-2016-300222138.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com

Featured Video
Jobs
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
Business Technology Analyst for Surface Water Management at Everett, Washington
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Equipment Engineer, Raxium for Google at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Upcoming Events
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise