Aldec Presents a Visual Mapping Solution to Capture a Bird’s-eye View of UVM Verification Environments

HENDERSON, Nev. — (BUSINESS WIRE) — March 5, 2014Aldec, Inc., announces the latest release of its mixed-language, advanced verification platform,  Riviera-PRO™ 2014.02. The new release offers an enhanced debugging tool suite featuring UVM Graph which delivers the unique ability to visualize a UVM verification environment. This latest enhancement to Riviera-PRO provides a graphic solution to what was once a challenging task, visualizing the testbench architecture and data flow between UVM components.

“Debugging within a UVM verification environment can be a complex task without full understanding of the testbench architecture and data flow,” said Satyam Jani, Product Manager, Aldec Software Division, “With UVM Graph, users can now visualize from the top-down as the architecture of the UVM-based testbenches is now displayed in an easy-to-understand, graphical format.”

UVM Graph maps the UVM component and Objects, as well as the Transaction Level Modeling (TLM) connections between them, helping users gain an overall understanding of the testbench architecture and dataflow. Debugging within a UVM environment is further simplified by integrating an HDL Editor, Classes and Objects window for each component on the UVM Graph to enable the pinpointing of specific issues.

Combined with Class- and Transaction-Visualization tools, Riviera-PRO provides a comprehensive solution for advanced verification using UVM libraries. In addition, the 2014.02 release of Riviera-PRO also includes numerous new features, enhancements, and performance optimizations.

For additional information about Riviera-PRO 2014.02 including tutorials, free evaluation downloads and What’s New Presentation, please visit http://www.aldec.com/Products/Riviera-PRO.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Christina Toole, + (702) 990-4400
Email Contact

Featured Video
Jobs
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Equipment Engineer, Raxium for Google at Fremont, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise