Altera Showcasing Transceiver Innovations that Enable CFP4 Interoperability and 25G Backplane Interfaces at DesignCon 2014

Technology Demonstrations, Panel Discussions and Paper Presentations Provide Further Details into Altera Generation 10 FPGAs and SoCs

SAN JOSE, Calif., Jan. 27, 2014 — (PRNewswire) — Altera Corporation (Nasdaq: ALTR) will discuss how its innovations in semiconductor design are paving the way for its Generation 10 products to enable the evolution of next-generation networks at DesignCon 2014.  Altera experts in high-speed SERDES, signal integrity, jitter and packaging technology will showcase Altera technologies being developed today and how they will drive future high-speed communications systems, including CFP4 optical module interconnects, 56 Gbps chip-to-chip interconnects, 25+ Gbps backplane and heterogeneous multi-chip integration. Altera participation at DesignCon 2014 includes in-booth silicon demonstrations, panel discussions, paper presentations and tutorials.

The industry-leading transceiver technology Altera offers today forms the backbone of high-end networks and communications infrastructure. Altera's transceiver technology delivers the industry's highest serial bandwidth, enabling the evolution of backplane and high-speed optical networking systems. The innovations Altera has made in transceiver technology over generations of products provide the foundation for future development of transceivers to drive CEI-56G links that will offer the connectivity to drive the next generation of 400G optical networks, 400G line cards and beyond.

At DesignCon 2014, Altera is demonstrating in silicon several key capabilities that will be offered as part of the company's Generation 10 portfolio of products, including a 25G backplane demonstration and an interoperability demonstration between a Stratix® V FPGA and next-generation low-cost, low-power CFP4 modules.

In-booth Demonstrations:

  • In the TE Connectivity booth #607, Altera, Texas Instruments (TI) and TE Connectivity will show a 25G backplane demonstration featuring Stratix V GT FPGAs and TI re-timers. The demonstration shows key interoperability for enabling next-generation backplane ecosystems.
  • In the Yamaichi booth #519, Stratix V GT FPGAs are being used in a CFP4 active copper cable demonstration, showing the interoperability between the FPGA's 28-Gbps transceivers and Yamaichi's CFP4 module and cable assembly components. The technology being demonstrated today will enable future 400G Ethernet systems.

In addition to silicon demonstrations, Altera experts will showcase innovations in transceiver and semiconductor design with DesignCon attendees through papers, panels and tutorials. For a complete schedule of Altera events visit http://www.altera.com/designcon.

About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Follow Altera via Facebook, Twitter, LinkedIn, Google+ and RSS, and subscribe to product update emails and newsletters. Visit http://www.altera.com.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at  www.altera.com/legal.

Editor Contact:
Steve Gabriel
Altera Corporation
(408) 544-6846
Email Contact

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com

Featured Video
Jobs
Business Technology Analyst for Surface Water Management at Everett, Washington
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Principal Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Upcoming Events
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise