New Intellectual Property Track to Complement the 51st Design Automation Conference

Hossein Yassaie, CEO of Imagination Technologies, to keynote IP Track

LOUISVILLE, Colo. –– November 6, 2013 –– The Design Automation Conference (DAC), the premier conference devoted to the design and automation of electronic systems, will launch a new intellectual property (IP) track in 2014. The DAC IP Track showcases the central place taken by IP in the design automation user community over the past few years – semiconductor design IP providers, IP users and the designers of tools that automate the assembly and verification of SoCs built with IP, as well as the providers of embedded software that unleashes the power of these critical components – all will be at the 51st DAC at the Moscone Center in San Francisco, from June 1-5, 2014. 

The DAC IP Track brings together the users and the creators of IP to discuss both the benefits and challenges of using IP to accelerate the development of new electronics devices, as well as improving the quality of the devices. This Track provides educational and networking benefits for IP core designers, users, and IP ecosystem providers from across the globe.  Opening the IP track will be Hossein Yassaie, CEO of Imagination Technologies, presenting a keynote on Monday, June 2nd, 2014.

The IP Track provides an opportunity for experts in the field to deliver presentations and/or poster sessions on IP related topics; and to host panels and invited talks on timely IP related issues.   The DAC especially welcomes presentation topics exploring the interface between IP design and verification automation, especially in conjunction with software; an area that until now has been under-represented in EDA. DAC is providing a special welcome to IP vendors who would like to exhibit their products for the first time at DAC.  

IP Track Submissions

The IP Track specifically seeks contributions from system engineers, hardware designers, embedded software developers, application engineers, and vendor/customer teams. Documented tool use may target electronic design and system design at all levels of abstraction and across all application domains.

Submissions may describe any aspect of the design, use, verification, selection process, assembly process and export process of intellectual property cores. Tools can be from EDA vendors or developed in-house, while flows can be built around a single tool or multiple tools:

  1. IP Provider (IPP): Providers of third-party IP and are invited to propose a panel including themselves, other IP providers, and IP users to discuss the process of choosing what IP to use in an SoC or FPGA. Target audience is SoC designers and systems companies that would purchase IP and incorporate it into their products.
  2. IP Ecosystem (IPE): Providers of tools and/or methodologies designed to help the producers and users of IP perform their tasks more efficiently are invited to propose a panel including themselves and other providers to discuss the design and implementation concerns that IP producers and users should consider as a part of their design process. Target audience is SoC designers and systems companies that would purchase IP and incorporate it into their products.
  3. IP User (IPU): Users of IP cores are invited to present slides or a poster describing their experiences incorporating IP into their design, challenges encountered, and the way those challenges were overcome. Target audience is other SoC designers who would like to understand an experienced user’s process and learn from it.

 

“The IP Track is intended specifically for practitioners. Whether you are an EDA tool user, hardware or software designer, application engineer or a consultant, the IP Track is an ideal place to meet and share your experiences,” said Michael “Mac” McNamara of Adapt-IP and the IP Chair for DAC 2014.  

The submission site opens November 7, 2013 and the deadline for all Designer Track submissions is January 29, 2014. For additional submission information and deadlines, please visit http://www.dac.com.

About Hossein Yassaie, Chief Executive Officer, Imagination Technologies

After attaining his Ph.D, Hossein was a research fellow at the University of Birmingham. Prior to joining Imagination Technologies in February 1992, he was with STMicroelectronics and Inmos for eight years, where he set up and managed the DSP and digital video developments. Ultimately he became responsible for the system divisions, including research and development, manufacturing and marketing. Hossein joined Imagination Technologies in 1992 as CTO, joined the Board in 1995, and became CEO in 1998. He was knighted in the 2013 New Years Honours List for services to technology and innovation.

About DAC
The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems and for electronic design automation (EDA) and silicon solutions. Since 1964, a diverse worldwide community of many thousands of professionals has attended DAC. They include system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives as well as researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, and methodologies and technologies. A highlight of DAC is its exhibition and suite area featuring leading and emerging EDA, silicon, intellectual property (IP) automotive, security and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM's Special Interest Group on Design Automation (ACM SIGDA).

Design Automation Conference acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

#          #          #

For more information, please contact:

Michelle Clancy

Email Contact or call 1-303-530-4334

 

 

 

 

Featured Video
Jobs
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Senior Principal Software Engineer for Autodesk at San Francisco, California
Mechanical Engineer 2 for Lam Research at Fremont, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Upcoming Events
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise