Aldec Israel to Showcase Innovative Functional Verification Solutions at ChipEx2013 in Tel Aviv

Tel Aviv, Israel – April 29, 2013 –  Aldec Israel will demonstrate its innovative functional verification platform and hardware emulation solutions at ChipEx2013 in Tel Aviv, Israel.

“With its consistent focus on bringing the latest technological innovations to the Israeli microelectronics industry, ChipEx continues to serve as an important platform for us each year,” said Tomer Kabakov, Aldec Israel Sales Manager, “The theme for this year’s event, ‘Improved Productivity’, resonates with us as Aldec tools are consistently deliver here, often outperforming the competition.”

Advanced Verification  

Aldec’s functional verification platform, Riviera-PRO™, delivers solutions to the toughest verification challenges. Demonstrations will showcase the innovative tool suite, including requirement-driven design, simulation, and debugging for mixed-language and mixed-signal SoC and large-scale FPGA designs.

HW/SW Validation Platform  

HES-DVM™ is a fully automated and scriptable Hybrid Verification and Validation environment for SoC and ASIC designs up to 96M ASIC gates capable of bit-level simulation acceleration, SCE-MI 2.1 transaction emulation, hardware prototyping, and virtual modeling.

Free UVM and Assertions Online Training  

Aldec invites visitors to ChipEx to tour Fast Track™ ONLINE, a convenient, online training portal that is available at no cost to the design verification community. Current training courses include Fast Track™ to UVM and Fast Track™ to Assertions.

About ChipEx

ChipEx2013 is produced by TapeOut magazine and Chiportal in cooperation with The Israel Export & International Cooperation Institute. ChipEx is designed for research and development engineers, project leaders, and managers in the microelectronics industry, defense electronic and electro-optic systems, fabless and multinational chip design centers as well as university personnel and students.  www.chipex.co.il  

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.  www.aldec.com


Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Media Contact:
Christina Toole,
Aldec, Inc. 

+1.702.990.4400
Email Contact 


 

 

 

Featured Video
Jobs
GIS Specialist for Washington State Department of Natural Resources at Olympia, Washington
Business Development Manager for Berntsen International, Inc. at Madison, Wisconsin
Mechanical Engineer 2 for Lam Research at Fremont, California
Mechanical Engineer 3 for Lam Research at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
URISA GIS Leadership Academy at Embassy Suites Fort Worth Downtown 600 Commerce Street Fort Worth, TX - Nov 18 - 22, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise