TRUECHIP ANNOUNCES FIRST CUSTOMER SHIPMENT OF UCIe VERIFICATION IP

TEL AVIV, Israel and BENGALURU, India, Nov. 29, 2022 — (PRNewswire) — Truechip, the Verification IP Specialist, announced that it has shipped an early adopter version of UCIe Verification IP to its customer. UCIe aims to accelerate the development of a common interconnect at the package level. It covers the die-to-die protocols and software stack which is built upon the well-established PCI Express® (PCIe®) and Compute Express Link™ (CXL™) industry standards.

Truechip_Logo

Speaking at SemIsrael expo 2022, held at Tel-Aviv, Israel, Nitin Kishore, CEO, Truechip, said, "UCIe is the need of the hour as it not only assists to increase yield for SoCs with larger die size but also allows to intermix components (or chiplets) from multiple vendors within a single package. SoC providers can reduce time to market and cost if they can re-use chiplets from previous or other chips (like a processor subsystem or a memory subsystem, etc.) versions or plug-in chiplets from third party vendors. With the launch of the UCIe Verification IP, I believe that this protocol will enable design houses to configure, launch, analyze, manage sustainability targets, and accelerate them achieve their design goals."

Mr. Kishore further added, "With high-speed support of 32GTps per lane and the fact that it can also enable the mapping of other protocols via the streaming mode, UCIe is not only a high-performance protocol but also an interconnect protocol which requires very low power. The advantages of UCIe makes it the most innovative technique to smoothen the way towards a truly open multi-die system ecosystem by ensuring interoperability."

UCIe distinguished Features:

  1. Supports PCIe, CXL, and streaming protocols.
  2. Natively maps PCI Express (PCIe 6.0) and Compute Express Link (CXL 2.0, CXL 3.0) protocols.
  3. Supports CXL 2.0 68B Flit Mode, CXL 256B Flit Mode, PCIe 6.0 Flit Mode and Raw mode for all protocols.
  4. Efficient design for maximum die-to-die throughput and link data integrity.

Speaking on the occasion, Saurabh Agarwal, Head-Marketing & Sales at Truechip, said, "Sustainability has always been at the core of how we do business at Truechip. We have been a proud flag bearer of sustainable development of Verification IP and Silicon IPs over the years and thus, creating value for our stakeholders. Truechip's commitment to innovation, precision extends to software-driven insights and analytics that bring tomorrow's technology products to market faster across the development lifecycle, in design and verification, automated GUI solutions and Silicon IP to organizations."

For more information on UCIe and any other VIPs, visit our website or can click here.

About Truechip:

Truechip is a leading provider of Verification IPs, NOC Silicon IP, GUI based automation products and chip design services, which aid to accelerate IP/ SOC design thus lowering the cost and the risks associated with the development of ASIC, FPGA and SOC. Truechip provides Verification IP solutions for RISC V-based chips, Networking, Automotive, Microcontroller, Mobile, Storage, Data Centers, AI domains for all known protocols along with custom VIP development. The company has global footprints and coverage across North America, Europe, Israel, Taiwan, South Korea, Japan, Vietnam and India. Truechip offers Industry's first 24 x 7 technical support.

Follow us: Facebook, LinkedIn, Twitter and YouTube

For more information: Reach out to Saurabh Agarwal
Phone: +1 408 372 0541
Email: Email Contact
Website: www.truechip.net

Logo: https://mma.prnewswire.com/media/524726/Truechip_Logo.jpg

 

Cision View original content: https://www.prnewswire.co.uk/news-releases/truechip-announces-first-customer-shipment-of-ucie-verification-ip-301688533.html

Contact:
Company Name: Truechip

Featured Video
Jobs
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Principal Engineer for Autodesk at San Francisco, California
Senior Principal Software Engineer for Autodesk at San Francisco, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Upcoming Events
Intergeo 2024 at Messe Stuttgart Messepiazza 1 Stuttgart Germany - Sep 24 - 26, 2024
GIS-Pro 2024 at Portland ME - Oct 7 - 10, 2024
Geo Sessions 2024 at United States - Oct 22 - 24, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise