Texas Instruments DRA726 Jacinto 6 Eco SoC Processor for Automotive Infotainment: Complete Physical Analysis Report - Research and Markets

DUBLIN — (BUSINESS WIRE) — November 29, 2016Research and Markets has announced the addition of the "Texas Instruments DRA726 Jacinto 6 Eco SoC Processor for Automotive Infotainment: Physical Analysis" report to their offering.

Infotainment in automotive is growing very quickly as people requiring more and more in-vehicle experiences. It is now one of the most important factor when choosing to buy a new car. Enhanced functions became ordinary in the high-end car segment, but a strong pressure to integrate the same kind of interfaces is now demanded for the entry-level and mid-level vehicles.

Texas Instruments, with the Jacinto 6 Eco processor family address these entry- to mid-level segments by providing a cost effective solution with feature-rich in-vehicle infotainment.

The DRA726 is a System-on-Chip (SoC) ables to deliver high-integrity audio, simultaneous multimedia streaming and device connectivity. It includes an ARM Cortex-A15 MPU, a C66x DSP, two ARM Cortex-M4 MPUs and many automotive interfaces to provide a cost-optimized BOM for automotive Tier 1s and car manufacturers.

The SoC is based on enhanced OMAP architecture integrated on a 28nm technology and is provided in a 760-ball BGA package featuring TI's Via Channel Array (VCA) technology. It is AEC-Q100 qualified with automotive grade 1 temperature (-40°C to +125°C).

The report provides a complete physical analysis of the DRA726 component with keys information on the packaging and the die (size, process, main blocks). It also provides an estimation of its manufacturing cost and selling price with forecast for the coming years.

Key Topics Covered:

1. Overview/Introduction

2. Company Profile

3. Physical Analysis

- Physical Analysis Methodology

- Package Analysis

-- Package view, dimensions & marking

-- Package Marking

-- Package cross-section

- Die Analysis

-- Die view, dimensions & marking

-- Die Delayering

-- Main Blocks Area Ratio

-- Die Process (CMOS Transistors, SRAM)

-- Die cross-section (Die thickness, Metal Layers, Transistor)

-- Die process characteristics

4. Cost Analysis

- Synthesis of the Cost Analysis

- Manufacturing Locations Hypotheses

-- Wafer Fabrication Unit

-- Packaging

-- Tests

- Component Cost Analysis

-- Wafer front-end cost

-- Probe Test & Dicing Cost

-- Die cost

-- Packaging Cost

-- Final Test Cost

-- Component Cost

5. Estimated Price Analysis

- Manufacturer Financial Ratios

- Estimated Sales Price

For more information about this report visit http://www.researchandmarkets.com/research/kwbmpv/texas_instruments



Contact:

Research and Markets
Laura Wood, Senior Manager
Email Contact
For E.S.T Office Hours Call 1-917-300-0470
For U.S./CAN Toll Free Call 1-800-526-8630
For GMT Office Hours Call +353-1-416-8900
U.S. Fax: 646-607-1907
Fax (outside U.S.): +353-1-481-1716
Related Topics: Hardware, In Car Entertainment Systems

Featured Video
Jobs
GIS Analyst for San Bernardino County Transportation Authority at San Bernardino, California
Geodetic Analyst, GIS Center (1282) for Idaho State University at Pocatello, Idaho
GEOGRAPHIC INFORMATION SYSTEM (GIS) COORDINATOR for Lassen County at Susanville, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Upcoming Events
Esri User Conference 2024 at san diego CA - Jul 15 - 19, 2024
URISA GIS Leadership Academy at Chicago IL - Aug 12 - 16, 2024
Commercial UAV Expo 2024 at Caesars Forum Las Vegas NV - Sep 3 - 5, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise